View of Design and Verification of a DDR SDRAM Memory Controller for DSP Processors Using Verilog

Return to Article Details Design and Verification of a DDR SDRAM Memory Controller for DSP Processors Using Verilog Download Download PDF