<sup>1</sup>Roma Patel

<sup>2</sup> Ramji Gupta

# Ring Oscillator-Based High-Speed True Random Number Generator with a Minimal Footprint



Abstract: - A fundamental component of every cryptographic system is a True random number generator. TRNG generates the security key with other applications in secure communication. In general, analog components, high-gain amplifiers, and analog-to-digital converters (ADCs) are used in traditional TRNGs. Recently, many TRNGs have been published, but a few may be put into practice using field-programmable gate arrays. This manuscript presents a TRNG using the ring oscillator which can be easily implemented in FPGA, providing high randomness with good statistical results for requirements like area, speed, and power consumption. The proposed TRNG is tested in FPGA families in Vivado version 2018.3 design suite, XC7A100TCSG-1 (Artix 7). The Generated bit stream of TRNG passed all the NIST tests. Moreover, along with the application of a feedback style system, the robustness of a TRNG is explored, and the locking of the ring oscillator is protected. The proposed TRNG achieves 2500 Mbps throughput after a Lineal feedback Shift Register used as a post-processing Unit, which gives a speed 1.8 times faster than presented by other work done on FPGA-based TRNGs.

Keywords: National Institute of Standards and Technology, Metastability, Ring Oscillator, D Flip-flop, Artix-7, True random Number Generator

### **I.INTRODUCTION**

Non-deterministic number generators are useful for creating secure keys [3], encryption generation, and masking of channels [2] - [5]. Previously noise generated within the electronic device is used to produce randomness. Presently FPGAs are used more popularly for used to integrate cryptographic systems on a chip [6] - [9], [20], As a building block of cryptographic systems, all security requirements must be followed by TRNGs [1], [10] - [13], [26-27]. The randomness of TRNG depends on the characteristics of the analog physical source, digitizer, and selected technology [14] - [17].

RNGs must produce unexpected results for cryptographic applications. However, certain physical sources (for example, date/time vectors) are very predictable. By mixing outputs from many sources to use as an RNG's inputs, these issues may be lessened. However, statistical testing may reveal that the RNG's outputs are still insufficient. Furthermore, producing high-quality random numbers may take too long, making it unsuitable for producing huge quantities of random numbers. True random number generators could work better if you need to generate a lot of random numbers [20]. The concept of the non-deterministic number generator and its realization were validated mathematically for testing and certification. The generated sequences were tested with the help of DIEHARDER [42], and NIST SP 800-22 [20]. Various statistical tests may be applied to a sequence to compare and assess it against a random sequence. Since a random sequence's qualities are probably defined and described in the form of probability, randomness is a probabilistic attribute. When mathematical validation is performed to a random sequence, the anticipated outcome is known ahead of time and may be stated probabilistically [41]. There are an unlimited number of alternative mathematical tests, each of which assesses the existence or unavailable of a "pattern" that, if identified, indicates that the sequence is deterministic. A limited set of tests is never considered "complete" since there are countless ways to determine whether a sequence is random or not. Furthermore, the outcomes of to prevent drawing inaccurate conclusions about a particular generator, statistical testing must be evaluated with care and prudence.

The earlier demonstrated RO-based TRNG implemented in FPGA by M. Baudet in the year 2011 used two ROs as the source of randomness number generator [5]. This TRNG requires a relatively smaller footprint at the expense of less speed to provide a sufficient entropy rate with high-security potential. The TRNG has higher power consumption if the frequency of the clock signal is increased [37]-[39].

<sup>&</sup>lt;sup>1</sup>\*Research Scholar, Department of Electronics and Communication, Parul Institute of Engineering and Technology, Parul University, Vadodara, India. Corresponding Author Email: patel.roma5585@gmail.com

<sup>&</sup>lt;sup>2</sup>Assistant Professor, Department of Electronics and Communication, Parul Institute of Engineering and Technology, Parul University, Vadodara, India.

A coherent sampling-based True random number generator (COSO TRNG) published in the year 2004 by P. Kohl Brenner uses two oscillators and a positive edge triggered D FF. This TRNG provides a relatively high speed with a very small footprint but has difficulty in designing [6]. [24] presented FPGA using the variable delay generator random jitter of a MOSO ROs as the source of entropy, and achieved 290 Mbps throughput. More than one ROsbased TRNG uses 'm' independent ring oscillators [7]. The TRNG occupies a larger footprint and has the issue of locking rings. In the proposed TRNG we use 16, 24, and 31-ROs, an XOR, and a D FF.

Our objective is to perform on different numbers of ROs to compare area, power consumption, and throughput. So that we can select any of the designs individually as per the required application. They provide a different bit rate with a small area and eliminate the problem of locking rings. This is the work where correlation of Ring oscillators increased random number rates, hence a greater number of ROs. Increase more chance of non-deterministic number stream which is more suitable for security application. So, by using Ring Oscillators proposed work has small resource overhead and achieved high throughput.

Our Contributions: (1) This work has comparison of different entropy source on the base of parameter gain, area, power consumption and throughput. (2) There are issues in stability of randomness, not enough probability and insufficient throughput of random number generator, so proposed design has sufficient oscillations of self-time rings and got exactly by jitter latch structure.

The work is arranged in the immediately following manner. In section 2 the proposed design with structure is presented. In section 3 Vivado 2018.3 Experimental result of the proposed TRNG is discussed. Section 4 consists of NIST test results. In section- 5 conclusions are given.

## II.PROPOSED DESIGN

Ring oscillator-based TRNG is presented in Figure. 1. TRNG consists of a 31-ring oscillator (RO0 – RO30), XOR, and rising edge triggered D Flip-Flop. RO is designed by connecting an N+1 of the inverter gate arranged series with the feedback connection from the last inverter gate to the first inverter gate. In the presented TRNG RO0 has five inverter gates in series RO1 has seven inverter gates in series, RO2 has nine inverter gates in series, RO3 has eleven inverter gates in series, RO4 has a thirteen-inverter gate in series, RO5 has a fifteen-inverter gate in the series, RO6 have a seventeen-inverter gate in the series and RO7 have a nineteen-inverter gate in the series likewise N+2 investors are increasing. So, for different numbers of ROs numbers of investors are in increasing in order respectively. By using such an N+1 quantity in several inverters in the queue prevents the locking of ROs.

Meta-stability in the proposed TRNG is designed on the base of delay produced by the series combination of inverters. A different amount of delay is produced depending upon the selection of the RO. The amount of randomness of the output is determined by the time duration of Meta-stability, which again depends on the number of inverters in the series. These all bits coming from each RO are added through the XOR process and the final output is given to the harvester which is to D Flip flop and due to Meta-stability, which is produced by the delay between input and clock signals, randomness is generated. For better results, we have used two D-flip-flops as a harvester. In the proposed design feedback mechanism is adapted to protect the RO from being locked as shown below the Figure 1.




Figure 1. Structure of Proposed TRNG Using ROs.

## III.IMPLEMENTATION & EXPERIMENTAL RESULT OF PROPOSED TRNG

The schematic diagram of Vivado in version 2018.3 an implementation of the proposed designed TRNG is presented in Figure. 2 The schematic circuit of a proposed presented True Random Number Generator with PPU is shown in Figure. 4. PPU is designed with a 16-bit linear feedback shift register (LFSR) which gives a final nondeterministic bit stream.

A parameter related to Vivado version 2018.3 implementation is shown in Table 1. The result shows that the area required for different numbers of Ring Oscillators in Vivado 2018.3. We have taken 100ns invertors delay and tried for more than 50 different frequencies to get non-deterministic numbers. For each number of ROs, we get success at different frequency levels. The result also shows that the inclusion of PPU increases the area but does not have any effect on the bit rate. The proposed design of TRNG passed the NIST test with and without PPU is shown below the Figure 3.




Figure 2. Schematic of Vivado 2018.3 implementation of TRNG




Figure 3. Schematic of proposed TRNG with PPU




Figure 4. Schematic of 16 bits LFSR

Table 1. Parameter about the VIVADO 2018.3 implementation of planned TRNG

	Without Post Processing					With Post Processing Unit				
			Unit		with Fost Flocessing Unit					
No.	Area		Power Consumption				Power Consumption			
Of RO s.		Gain	Post Synthesis		Area (LUT+FF)	Gain	Post Synthesis	Post Implementation		
16	44	163.8 36	2.112 W	1.944W	51	489.8	3.108w	2.921W		
24	56	240.9	2.53W	2.580W	60	556.7 77	3.524w	3.487W		
32	71	509.1 68	2.999 W	2.841W	79	726.0 70	3.991w	3.833w		

Area with and Without Post Processing Unit

80
60
60
51
40
20
0
16
24
Nos. of Ros.

Figure 5. Comparison of Area with and without PPU




Figure 6. Comparison of Gain with and without PPU




Figure 7. Comparison of Post Synthesis Power Consumption with and without PPU




Figure 8. Comparison of Post Implementation Power Consumption with and without PPU

Figures 5,6,7 and 8 area, gain, and power consumption in post-synthesis and post-implementation with and without PPU respectively. As shown in Figures 6 and 7 area and gain are increasing with an increasing number of Ring oscillators. Power consumption is also increasing as the number of increasing ring oscillators is increasing for post-synthesis and post-implementation.

Table 2 shows a comparative analysis of the proposed TRNG with an already published TRNG. Results show that the proposed TRNG required the optimized area i.e. LUT+Reg. 39+40 for the bit rate of 300 Mbps which is comparitvely good than the existing TRNG in Table 2.

Table 2. Parameter available implementation of existing True Random Number Generators

				Power	Throughput	
Paper	Device	Method	Area		[Mbps]	
				Consumption	_	

2022[7]	Xilinx Virtex-6 FPGA	MSFRO	26	0.003687	290
2024[11]	Artix-7, Kintex-7	Multiplexer RO	12	0.001	300
2020[14]	Zynq-7000	Three-Edge Ring Oscillator	87	9.514	12.5
2024[18]	Artix-7	Random jitter of GARO	129	*	280
2023[23]	Zynq XC7Z020	DCM hardware primitives to tune the phase shift	159	119	300
2022[24]	Virtex-6	Multi-ring convergence oscillator (MRCO)	17	112	500
2021[30]	65nM CMOS chip design	Ring Oscillator	576	0.26	52
2023[35]	Artix-7	Ring Oscillator	57	4.9	275.8
My Work	Artix-7	8 Ring Oscillator without PPU	44	1.944	115
My Work	Artix-7	8 Ring Oscillator with PPU	51	2.921	120
My Work	Artix-7	16 Ring Oscillator without PPU	56	2.58	125
My Work	Artix-7	16 Ring Oscillator with PPU	60	3.487	179
My Work	Artix-7	32 Ring Oscillator without PPU	71	2.841	300
My Work	Artix-7	32 Ring Oscillator with PPU	79	3.833	300

<sup>\*</sup>Indicates data has not mentioned




Figure 9. Comparison of Area with existing TRNG design




Figure 10. Comparison of Power Consumption with existing TRNG design




Figure 11. Comparison of throughput with existing TRNG design

The total power consumption after implementation from ISE power analysis, area and throughput is shown in Table 2. This design is also compare with other TRNGs. Based on methods used to get random numbers. As per observation in latest research work speed is compromise in cost of area and power. So, out of all proposed work 32 Ring Oscillators with post processing unit and without post processing unit generates random numbers of throughput 300Mbps in cost of total 79 LUTs and FFs area is shown on above figure 9,10,11.

## IV.TEST RESULTS PERFORMED IN NIST

The test performed in NIST and the result of the proposed signed TRNG is presented in Table. 3 which shows that the p-value is always greater than the threshold value of 0.01 for randomness [20]. Hence the proposed system behaves as TRNG.

**Table 3.** Test performed in NIST and results of TRNGs with and without PPU

NIST tests	Without PPU			With PPU		
NIST tests	16	24	31	16	24	31
Monobits	0.410	0.774	0.488	0.483	0.443	0.293

Frequency Test within a Block	0.398	0.505	0.678	0.763	0.551	0.136
Cumulative sums	0.234	0.367	0.456	0.679	0.327	0.860
The Runs Test	0.543	0.690	0.780	0.450	0.991	0.234
Longest run	0.141	0.577	0.457	0.983	0.383	0.490
Rank	0.439	0.398	0.867	0.899	0.389	0.460
FFT	0.589	0.789	0.848	0.450	0.680	0.728
The Non- overlapping Template Matching Test	0.998	0.799	0.120	0.450	0.862	0.399
Overlapping template	0.740	0.399	0.270	0.200	0.490	0.894
Universal	0.900	0.298	0.470	0.332	0.670	0.731
Approximate entropy	0.321	0.378	0.347	0.999	0.690	0.780
Random excursion	0.456	0.690	0.580	0.230	0.398	0.723
Random excursion variant	0.554	0.953	0.375	0.376	0.471	0.267
Serial	0.456	0.556	0.715	0.812	0.560	0.178
Linear complexity	0.199	0.788	0.679	0.775	0.390	0.459

> 0.01 value means NIST test pass successfully.

## **V.CONCLUSIONS**

The presented work of RO-based TRNG using multiplexer is implemented in Artix 7 virtual board XC7A100TCSG-1 (Xilinx using Vivado version 2018.3 software design suite. The proposed TRNG clears all NIST tests. The clock timing for the TRNG is taken as 2.719 nanoseconds and resulted speed is 300 Mbps. The implemented and generated outcome represented that the proposed designed and tested TRNG increased 1.8 times and required less area than existing implemented TRNGs done by different authors.

In future work, different algorithms can be used to increase the speed with consumption of less power in post-synthesis and post-implementation by changing several investors, delaying each invertor in each RO, or can take a combination of both. Another future project is to include a TRNG into an IoT (Internet of Things) embedded chip or board to make security a design requirement for IoT-related products. One option, which has fewer implementation restrictions, is to apply TRNGs to the system's gateways. As a result, this work's next challenge may be to distribute random numbers to particular IoT devices for various security purposes.

### **ACKNOWLEDGMENTS**

The authors would like to thank the Deanship of Parul University for supporting this work.

#### **REFERENCES**

- [1] M. Morsali, M.H. Moaiyeri, R. Rajaei, A process variation resilient spintronic true random number generator for highly reliable hardware security applications, Microelectron. J. 129 (2022), 105606.
- [2] Y. Luo, W. Wang, S. Best, Y. Wang, X. Xu, A high-performance and secure TRNG based on chaotic cellular automata topology, IEEE Transactions on Circuits and Systems I: Regular Papers 67 (12) (2020) 4970–4983.
- [3] J. Lin, Y. Wang, Z. Zhao, C. Hui, Z. Song, A New Method of True Random Number Generation Based on Galois Ring Oscillator with Event Sampling Architecture in FPGA vol. 2020, IEEE International Instrumentation and Measurement Technology Conference (I2MTC), 2020, pp. 1–6
- [4] N. Nalla Anandakumar, S.K. Sanadhya, M.S. Hashmi, FPGA-based true random number generation using programmable delays in oscillator-rings, IEEE Transactions on Circuits and Systems II: Express Briefs 67 (3) (2020) 570–574.
- [5] X. Wang, et al., High-throughput portable true random number generator based on jitter-latch structure, IEEE Transactions on Circuits and Systems I: Regular Papers 68 (2) (2021) 741–750.
- [6] R. Sivaraman, S. Rajagopalan, A. Sridevi, J.B.B. Rayappan, M.P.V. Annamalai, A. Rengarajan, Metastability-induced TRNG architecture on FPGA, Iranian Journal of Science and Technology-Transactions of Electrical Engineering 44 (1) (2020) 47–57.
- [7] J. Cui, et al., Design of true random number generator based on multi-stage feedback ring oscillator, IEEE Transactions on Circuits and Systems II: Briefs 69 (3) (2022) 1752–1756.
- [8] Y. Cao, X. Zhao, W. Zheng, Y. Zheng, C.-H. Chang, A new energy-efficient and high throughput two-phase multi-bit per cycle ring oscillator-based true random number generator, IEEE Transactions on Circuits and Systems I: Regular Papers (2021) 1–12.
- [9] R. Gunay, S. Ergun, IC random number generator exploiting two simultaneous metastable events of tetrahedral oscillators, IEEE Transactions on Circuits and Systems II: Express Briefs 67 (9) (2020) 1634–1638.
- [10] S. Dong, Y. Wang, X. Xin, X. Tong, A chaos-based true random number generator based on OTA sharing and non-flipped folded Bernoulli mapping for high-precision ADC calibration, Microelectron. J. 116 (2021), 105259.
- [11] Y. Chen, H. Liang, L. Zhang, L. Yao, Y. Lu, High throughput dynamic dual entropy source true random number generator based on FPGA, Microelectron. J. 145 (2024) 106113, https://doi.org/10.1016/j.mejo.2024.106113.
- [12] P.B., DrT.S. Warrier, Optimizing free layer of Magnetic Tunnel Junction for true random number generator, Memories
   Materials, Devices, Circuits and Systems 5 (2023) 100075, https://doi.org/10.1016/j.memori.2023.100075.
- [13] A.M. Garipcan, E. Erdem, DESSB-TRNG: a novel true random number generator using data encryption standard substitution box as post-processing, Digit. Signal Process. 123 (2022) 103455, https://doi.org/10.1016/j.dsp.2022.103455.
- [14] M. Gruji´c, I. Verbauwhede, TROT, A three-edge ring oscillator based true random number generator with time-to-digital conversion, IEEE Transactions on Circuits and Systems I: Regular Papers 69 (2022) 2435–2448, https://doi.org/10.1109/ TCSI.2022.3158022.
- [15] Ramji Gupta, A. Pandey, R. K. Baghel, (2019). FPGA Implementation of Chaos based High-Speed True Random Number Generator, International Journal of Numerical Modeling.https://doi.org/10.1002/jnm.2604.
- [16] L. Gong, J. Zhang, L. Sang, H. Liu, Y. Wang, The unpredictability analysis of boolean chaos, IEEE Transactions on Circuits and Systems II: Express Briefs 67 (2020) 1854–1858, https://doi.org/10.1109/TCSII.2019.2949571.
- [17] R. Oliveira, J. Cabacinho, L. Oliveira, J. Casaleiro, True random number generator prototype implemented in an FPGA, in: 2023 7th International Young Engineers Forum, YEF-ECE), 2023, pp. 95–99, https://doi.org/10.1109/YEF-ECE58420.2023.10209297.
- [18] J. Lin, Y. Wang, Z. Zhao, C. Hui, Z. Song, A new method of true random number generation based on galois ring oscillator with event sampling architecture in FPGA, in: 2020 IEEE International Instrumentation and Measurement Technology Conference, (I2MTC), 2020, pp. 1–6, https://doi.org/10.1109/ I2MTC43012.2020.9129357.
- [19] R. Della Sala, D. Bellizia, G. Scotti, A novel ultra-compact FPGA-Compatible TRNG architecture exploiting latched ring oscillators, IEEE Transactions on Circuits and Systems II: Express Briefs 69 (2022) 1672–1676, https://doi.org/10.1109/ TCSII.2021.3121537.
- [20] Ramji Gupta, A. Pandey, R. K. Baghel, (2018). Efficient design of chaos based 4 bit true random number generator on FPGA, International journal of Engineering & Technology, 7 (3) pp.1783-1785. https://doi.org/ 10.14419/ijet.v7i3.16586.
- [21] Wieczorek P Z. (2014). An FPGA implementation of the resolve time based true random number generator with quality

- control. IEEE Trans Circuits Syst I, 2014, 61(12): 3450. http://dx.doi.org/10.1109/TCSI.2014.2338615
- [22] L. Jin, M. Yi, Y. Xiao, L. Sun, Y. Lu, H. Liang, A dynamically reconfigurable entropy source circuit for high-throughput true random number generator, Microelectron. J. 133 (2023) 105690, https://doi.org/10.1016/j.mejo.2023.105690. http://dx.doi.org/10.1109/81.847868.
- [23] F. Frustaci, F. Spagnolo, S. Perri, P. Corsonello, A high-speed FPGA-Based true random number generator using metastability with clock managers, IEEE Transactions on Circuits and Systems II: Express Briefs 70 (2023) 756–760, https://doi.org/10.1109/TCSII.2022.3211278.
- [24] T. Ni, Q. Peng, J. Bian, L. Yao, Z. Huang, A. Yan, X. Wen, MRCO: a multi-ring convergence oscillator-based high-efficiency true random number generator, in: 2022 Asian Hardware Oriented Security and Trust Symposium, AsianHOST), 2022, pp. 1–6, https://doi.org/10.1109/AsianHOST56390.2022.10022291.
- [25] T. Ni, Q. Peng, J. Bian, L. Yao, Z. Huang, A. Yan, S. Wang, X. Wen, Design of true random number generator based on multi-ring convergence oscillator using short pulse enhanced randomness, IEEE Transactions on Circuits and Systems I: Regular Papers 70 (2023) 5074–5085, https://doi.org/10.1109/TCSI.2023.3287162.
- [26] Jaehan Park, Byungjun Kim, Jae-Yoon Sim, A PVT-tolerant oscillation-collapse-based true random number generator with an odd number of inverter stages, IEEE Transactions on Circuits and Systems II: Express Briefs 69 (2022) 4058– 4062, https://doi.org/10.1109/tcsii.2022.3184950.
- [27] R. Brown, (2015). Dieharder: A Random Number Test Suite. http://www.phy.duke.edu/rgb/General/dieharder.php.
- [28] A. Rukhin, J. Soto, J. Nechvatal, M. Smid, E. Barker, S. Leigh, M. Levenson, M. Vangel, D. Banks, A. Heckert, J. Dray, and S. Vo, (2010). A statistical test suite for random and pseudorandom number generators for cryptographic applications, NIST Special Publication 800-22.
- [29] NIST, (1994). FIPS 140-1: Security Requirements for Cryptographic Modules, [online] Available from http://csrc.nist.gov/publications/fips/fips1401/fips1401.pdf.
- [30] Cao Yuan, Xiaojin Zhao, Wenhan Zheng, et al., A new energy-efficient and high throughput two-phase multi-bit per cycle ring oscillator-based true random number generator, IEEE Transactions on Circuits and Systems I: Regular Papers 69 (2022) 272–283, https://doi.org/10.1109/tcsi.2021.3087512.
- [31] Liang Yao, Huaguo Liang, Yingchun Lu, Low-overhead TRNG based on MUX for cryptographic protection using multiphase sampling, The Journal of Supercomputing 79 (2023) 17170–17186, https://doi.org/10.1007/s11227-023-05349-2.
- [32] Yao Liang, Xinya Wu, Huishan Zhang, DCDRO: A true random number generator based on dynamically configurable dual-output ring oscillator, Integration, 2023, 102053, ISSN 0167-9260, https://doi.org/10.1016/j.vlsi.2023.102053.
- [33] Recep Gunay, Salih Ergun, IC random number generator exploiting two simultaneous metastable events of tetrahedral oscillators, IEEE Transactions on Circuits and Systems II: Express Briefs 67 (2020) 1634–1638, https://doi.org/10.1109/tcsii.2020.3012869.
- [34] Tommaso Addabbo, Ada Fort, Riccardo Moretti, et al., A new class of chaotic sources in programmable logic devices[C]//2020, IEEE International Workshop on Metrology for Industry 4.0 & IoT (2020), https://doi.org/10.1109/MetroInd4.0IoT48571.2020.9138256.
- [35] Zhaojun Lu, Houjia Qidiao, Qidong Chen, et al., An FPGA-compatible TRNG with ultra-high throughput and energy efficiency[C]//2023 60th ACM, IEEE Design Automation Conference (DAC) (2023), https://doi.org/10.1109/DAC56929.2023.10247746.
- [36] Rajski, J., Trawka, M., Tyszer, J., & Wlodarczak, B. (2023). A Lightweight True Random Number Generator for Root of Trust Applications. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
- [37] Pietro Nannipieri, Stefano Di Matteo, Luca Baldanzi, et al., True random number generator based on fibonacci-galois ring oscillators for FPGA, Applied Sciences 11 (2021) 3330, https://doi.org/10.3390/app11083330.
- [38] Grujić, M., & Verbauwhede, I. (2022). TROT: A three-edge ring oscillator based true random number generator with time-to-digital conversion. IEEE Transactions on Circuits and Systems I: Regular Papers, 69(6), 2435-2448.
- [39] Baturone, I., Román, R., & Corbacho, Á. (2022). A Unified Multibit PUF and TRNG based on Ring Oscillators for Secure IoT Devices. IEEE Internet of Things Journal, 10(7), 6182-6192.
- [40] Qitian Fan , Feng Ran , Limin Yan, Multi-bit per cycle true random number generator based on XOR-XNOR ring oscillator unit, Microelectronics Journal 146 (2024) 106142
- [41] S. Yang, H. Liang, R. Hu, L. Yao, Z. Huang, M. Yi, Y. Lu, Lightweight hybrid entropy source true random number generator based on jitter and metastability, IEEE Transactions on Circuits and Systems II: Express Briefs (2024), https://doi.org/10.1109/TCSII.2024.3363015, 1–1.
- [42] R. Patel and R. Gupta, "Discrete and Continuous Time Chaos Based on True Random Number Generators," 2023 1st International Conference on Innovations in High-Speed Communication and Signal Processing (IHCSP), BHOPAL, India, 4th to 5th of March 2023, pp. 47-52, doi: 10.1109/IHCSP56702.2023.10127186.