## ${ }^{1}$ R. Phani Siva Gopal

${ }^{2}$ Dr. P. Pradeep
${ }^{3}$ Dr. T. Vamsee
Kiran

## Reduced Switch Count Seven Level Inverter Topology for Standalone Applications.



Abstract: - Recently, multilevel inverter (MLI) topologies gaining their popularity because of compact size, lower (dv/dt) stress, higher efficiency, and lower THD. But they are having limitations in using more devices, capacitors, and complex control. This paper presents a seven-level inverter topology with a reduced number of switches and inherits the principle of the switching capacitor technique for voltage level boosting. This proposed topology has the property of the self-balancing of capacitors. This inverter topology is controlled with the level shifted PWM technique. Dynamic performance of the topology is also addressed. The proposed circuit is also distinguished from conventional MLIs in terms of the number of components used like switches, diodes, capacitors, losses, and THD. Simulation results of the proposed circuit is validated with the help of MATLAB/Simulink.

Keywords: Multilevel Inverters (MLIs), Switched Capacitor (SC), Pulse Width Modulation (PWM), Total Harmonic Distortion (THD).

## I.INTRODUCTION

Usage of non-renewable resources like coal, oil, gas in various applications like power generation, transportation causes pollution in our environment. Environmental pollution is becoming a serious problem in recent years. So, people around the globe are looking towards the renewable energy sector. Solar PVs, wind energy systems, and other types of renewable energy sources (RES) are emerging into the power generation sector to replace the position of fossil fuel-based power generation. Conventional fuel vehicles are also replaced by electric vehicles (EVs). These technologies are rapidly developing because of advancements and developments in the power electronics area.Inverters play an important role in above-mentioned applications [1].
Multilevel Inverters (MLIs) are broadly classified into the following types. [a]Neutral point clamped MLI(NPC), [b]Flying capacitor MLI(FC), [c]Cascaded H Bridge MLI(CHB) [1].
Due to the availability of individual dc sources, CHB is primarily used in the renewable energy sector, such as solar PVs, whereas NPC is primarily used in the adjustable speed drives domain. The main drawback of flying capacitor MLI is that, having a greater number of capacitors and their balancing. Power electronic components like switches, diodes and auxiliary circuits like gate drivers and heat sinks have become more prevalent as output voltage levels have increased. Thus, decreased switch count topologies have gained popularity during the past few years. [2-3].
Solar PVs are unable to generate maximum power at all times. To overcome this problem DC-DC boost converters or inverters combined with transformers were used traditionally. Both practices will increase the size and cost of the system. To encounter this problem, the switching capacitor technique becomes a solution. The boosting characteristic in switched capacitor based topologies is produced by charging the capacitors in parallel with the input dc voltage and discharging them in series. The larger output voltage is the consequence of connecting several switching capacitor units in series, either with or without a supply voltage.SC-based technologies easily bypass the boosting problems [4].
Due to lower THD in output voltage and boosting gain utilising a smaller number of switches, switched capacitor (SC) based MLIs are becoming an attractive alternative solution. Several SC based MLI topologies are addressed in literature.
This paper is presenting a reduced switch count seven level inverter topology for standalone applications. This topology consists of a single dc source, two capacitors, and seven switches. Triple output voltage gain, selfbalancing capacitors, and lower THD with fewer components are the benefits of this topology. This paper has been organised as follows. In section II, the operation of the reduced switch count seven level inverter topology

[^0]for generating seven voltage levels with matching switching combinations is explained. The switching table, switching logic pattern, and modulation technique used for topology are all discussed in Section III. In Section IV, MATLAB simulation results of proposed circuit at different loading conditions are discussed. The dynamic performance of the topology is investigated by varying different indices like amplitude modulation $\left(m_{a}\right)$, frequency modulation ( $\mathrm{m}_{\mathrm{f}}$ ), and switching frequency ( $\mathrm{f}_{\mathrm{s}}$ ), and a comparison with other topologies in the literature is presented in Section V. Finally, In Section VI paper is concluded.

## II.REDUCED SWITCH COUNT SEVEN LEVEL INVERTER TOPOLOGY



Fig. 1 Proposed Seven level inverter topology.
The proposed seven-level inverter topology generates seven levels of output voltage with a voltage gain of three. It consists of a single dc voltage source, two capacitors, and nine switches. Out of nine switches five are with body diode and remaining four are without body diode. In addition, one dc voltage source with magnitude Vdc and two switched capacitors C1 and C2 are connected parallel to the DC source. The capacitors are connected in parallel to the DC source its get charged to a voltage level equal to the dc voltage source Vdc and discharged in series connection with DC source. The seven-level output voltage consists of seven voltage levels which are as follows, zero, $\pm \mathrm{V}_{\mathrm{dc}}, \pm 2 \mathrm{~V}_{\mathrm{dc}}, \pm 3 \mathrm{~V}_{\mathrm{dc}}$.
Switches $S_{6}$ and $S_{9}$ are turned ON to obtain positive voltage whereas $S_{7}$, and $S_{8}$ are turned $O N$ to get negative voltage. To avoid shoot through faults $\mathrm{S}_{6} \mathrm{~S}_{7}$ and $\mathrm{S}_{8} \mathrm{~S}_{9}$ are turned ON in a complementary manner. $\mathrm{S}_{4} \mathrm{~S}_{5}$ switches are switched ON for the capacitors $\mathrm{C}_{1}, \mathrm{C}_{2}$ respectively for charging phenomenon by connecting them in parallel with dc voltage source. $S_{2} S_{3}$ switches are switched $O N$ for the capacitors $C_{1}, C_{2}$ respectively for discharging phenomenon by connecting them in series with dc voltage source.


Fig. 2 Simulation of Circuit in MATLAB Simulink
Operating Modes of the topology: Each mode of operation is explained with circuit diagram. Red colour path indicated tun ON condition, black colour path indicates turn OFF condition, green colour path indicates charging path. Negative voltage levels are attained with the help of H-Bridge.
1)Positive voltage levels: Switching states and paths for positive voltage levels for proposed topology are discussed and shown in below.
a) $\quad$ For zero voltage level $\left(\mathrm{V}_{\mathrm{o}}=0\right)$ :

Zero voltage level can be attained in two different methods. Either $\mathrm{S}_{6}, \mathrm{~S}_{8},{ }^{\text {or }} \mathrm{S}_{7}, \mathrm{~S}_{9}$ must be turned ON. During this period capacitors $\mathrm{C}_{1}, \mathrm{C}_{2}$ are neither charging nor discharging. They are in floating condition. Zero voltage level operation and its paths are shown in fig. 3 and fig. 4 .
b) For positive $V_{\text {de }}$ level $\left(\mathrm{V}_{\mathrm{o}}=+\mathrm{Vdc}\right)$ :

To attain positive $V_{d c}$ voltage level, switches $S_{1}, S_{6}, S_{9}$ are turned $O N$, through this path dc voltage source is connected with load. At the same time switch $\mathrm{S}_{4}$ is turned ON which creates a parallel path for capacitor $\left(\mathrm{C}_{1}\right)$ to charge. Positive $\mathrm{V}_{\mathrm{dc}}$ level operation and its path is shown in fig. 5 .
c) For positive $2 V_{\text {dc }}$ level $\left(\mathrm{V}_{\mathrm{o}}=+2 \mathrm{~V}_{\mathrm{dc}}\right)$ :

To get the positive $2 \mathrm{~V}_{\mathrm{dc}}$ voltage level, the dc voltage source is connected in series with charged capacitor $\left(\mathrm{C}_{1}\right)$ by switching ON switches $\mathrm{S}_{2}, \mathrm{~S}_{6}, \mathrm{~S}_{9}$. Here the capacitor( C 1$)$ discharges to load. At the same time capacitor(C2) is connected in parallel with dc source by switching $\mathrm{ON} \mathrm{S}_{5}$. Positive $2 \mathrm{~V}_{\mathrm{dc}}$ level operation and its path is shown in fig. 7.
d) For positive $3 V_{\text {dc level }}\left(\mathrm{V}_{\mathrm{o}}=+3 \mathrm{~V}_{\mathrm{dc}}\right)$ :

At this voltage level dc source is connected in series with both capacitors $\mathrm{C}_{1}, \mathrm{C}_{2}$ to the load. This path can be created by switching $\mathrm{ON} \mathrm{S}_{3}, \mathrm{~S}_{6}, \mathrm{~S}_{9}$. Here both capacitors will discharge simultaneously. Positive $3 \mathrm{~V}_{\mathrm{dc}}$ level operation and its path is shown in fig.9.
1)Negative voltage levels: Switching states and paths for positive voltage levels for proposed topology are discussed and shown in below.
a) For negative $V_{\text {dc }}$ level $\left(\mathrm{V}_{0}=-\mathrm{Vdc}\right)$ :

To attain negative $\mathrm{V}_{\mathrm{dc}}$ voltage level, switches $\mathrm{S}_{1}, \mathrm{~S}_{7}, \mathrm{~S}_{8}$ are turned ON , through this path dc voltage source is connected with load. At the same time switch $\mathrm{S}_{4}$ is turned ON which creates a parallel path for capacitor $\left(\mathrm{C}_{1}\right)$ to charge. Negative $\mathrm{V}_{\mathrm{dc}}$ level operation and its path is shown in fig.6.
b) For negative 2V delevel $\left(\mathrm{V}_{\mathrm{o}}=-2 \mathrm{~V}_{\mathrm{dc}}\right)$ :

To get the negative $2 \mathrm{~V}_{\mathrm{dc}}$ voltage level, the dc voltage source is connected in series with charged capacitor $\left(\mathrm{C}_{1}\right)$ by switching ON switches $\mathrm{S}_{2}, \mathrm{~S}_{7}, \mathrm{~S}_{8}$. Here the capacitor $\left(\mathrm{C}_{1}\right)$ discharges to load. At the same time capacitor $(\mathrm{C} 2)$ is connected in parallel with dc source by switching ON $\mathrm{S}_{5}$. Negative $2 \mathrm{~V}_{\mathrm{dc}}$ level operation and its path is shown in fig. 8 .
c) For negative $3 V_{\text {dc }}$ level $\left(\mathrm{V}_{\mathrm{o}}=-3 \mathrm{~V}_{\mathrm{dc}}\right)$ :

At this voltage level dc source is connected in series with both capacitors $\mathrm{C}_{1}, \mathrm{C}_{2}$ to the load. This path can be created by switching $\mathrm{ON}_{3}, \mathrm{~S}_{7}, \mathrm{~S}_{8}$. Here both capacitors will discharge simultaneously. Negative $3 \mathrm{~V}_{\mathrm{dc}}$ level operation and its path is shown in fig. 10 .


## III. SWITCHING TABLE AND SWITCHING LOGIC

According to modes of operation, a switching table is formulated. Based on the switching table, switching logic is also written and implemented with the help of the level-shifted PWM technique. Because our inverter has seven levels, we have used six high-frequency carrier waves in a level-shifted manner, which are compared with a low-frequency sine wave. Carrier waves are of unit amplitude, whereas the amplitude of a sine wave is three. According to switching logic, switching pulses are generated and given to the respective switches.

| Levels | S1 | S2 | S3 | S4 | S5 | S6 | S7 | S8 | S9 | C1 | C2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| +3Vdc | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | ** | ** |
| +2Vdc | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | ** | * |
| +Vdc | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | * | -- |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | -- | -- |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | -- | -- |
| -Vdc | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | * | -- |
| -2Vdc | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | ** | * |
| -3Vdc | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | ** | ** |

Table. 1 Switching Table and capacitor states.
(1-Switch ON, 0-Switch OFF, *-Capacitor charging, **Capacitor discharging)


Fig.11.Switching logic pattern modulating and reference waves comparison.


Fig.12.Switching Pulses to switches.
The output voltage waveform, modulating and carrier waves diagram is also shown below.


Fig.13.Carrier, modulating waves and output voltage waveforms

## IV.LOAD VARIATIONS

To observe the performance of proposed topology, we have varied the loading conditions like R, RL natured. During load variations load current and capacitor voltages are observed. Capacitor voltages are well balanced at below given loading conditions.Fig.14. represents results of output voltage $\left(\mathrm{V}_{0}\right)$, output current $\left(\mathrm{I}_{0}\right)$, and capacitor voltages $\left(\mathrm{V}_{\mathrm{c} 1}, \mathrm{~V}_{\mathrm{c} 2}\right)$ at R-Load of 100 ohm . Fig. 15. represents results of output voltage $\left(\mathrm{V}_{\mathrm{o}}\right)$, output current ( $\mathrm{I}_{\mathrm{o}}$ ), and capacitor voltages ( $\mathrm{V}_{\mathrm{c} 1}, \mathrm{~V}_{\mathrm{c} 2}$ ) at different loading conditions like no load condition, pure resistive load condition with R -Load of 100 ohm , and finally RL load condition with $\mathrm{R}=100 \mathrm{ohm}$ and $\mathrm{L}=150 \mathrm{mH}$. Fig.16. represents results of output voltage $\left(\mathrm{V}_{\mathrm{o}}\right)$, output current $\left(\mathrm{I}_{\mathrm{o}}\right)$, and capacitor voltages $\left(\mathrm{V}_{\mathrm{cl}}\right.$, $\mathrm{V}_{\mathrm{c} 2}$ ) at RL-load variations like $\mathrm{R}=100 \mathrm{ohm} \mathrm{L}$ is varied and results taken at $20 \mathrm{mH}, 100 \mathrm{mH}$ and 200 mH . Fig. 17. represents results of output voltage $\left(\mathrm{V}_{\mathrm{o}}\right)$, output current $\left(\mathrm{I}_{\mathrm{o}}\right)$, and capacitor voltages $\left(\mathrm{V}_{\mathrm{c} 1}, \mathrm{~V}_{\mathrm{c} 2}\right)$ for supply voltage variations.


Fig.14.Output voltage, output current and capacitor voltages at $\mathrm{R}=100 \mathrm{ohm}$.


Fig.15.Output voltage, output current and capacitor voltages at no load condition, with $\mathrm{R}=100 \mathrm{ohm}$, with RL $=100 \mathrm{ohm}+150 \mathrm{mH}$.


Fig.16.Output voltage, current and capacitor voltages at RL load variations at $(100 \mathrm{ohm}+20 \mathrm{mH})$, $(100 \mathrm{ohm}+100 \mathrm{mH})$ and $(100 \mathrm{ohm}+200 \mathrm{mH})$.


Fig.17.Output voltage, output current and capacitor voltages at input voltage variations from 50 V to 100 V .

During the input supply variation from 50 V to 100 V at $50 \mathrm{ohm}+150 \mathrm{mH}$ load, it is clearly observed that output voltage also varied from 150 V to 300 V , output current varied from 2.1 A to 4.3 A , capacitor voltages vary from 50 V to 100 V respectively as shown in fig. 17

## 1. DYNAMIC PERFORMANCE

Dynamic performance of the proposed converter is examined by variations of amplitude modulation, frequency modulation, and switching frequency.
Furthermore, a change of modulation index is also considered for the validation of proposed topology and is illustrated in Fig. 18
The modulation index is changed from a value of 0.3 to $0.6,0.6$ to 0.8 and 0.8 to 1 . With a modulation index of 0.3 the number of levels obtained is three and the peak voltage is reduced to 100 V . With the modulation index of 0.8 and 1.0 , the number of levels is seven. A satisfactory result has been obtained from all these changes in modulation indexes. Both capacitors voltages are maintained at 100 V irrespective of change of modulation index.


Fig.18. Output voltage, current and capacitor voltages at RL load ( $100 \mathrm{ohm}+150 \mathrm{mH}$ ) with amplitude modulation index $\left(\mathrm{m}_{\mathrm{a}}\right)$ variation.


Fig.19. Output voltage, current and capacitor voltages at RL load ( $100 \mathrm{ohm}+150 \mathrm{mH}$ ) with frequency modulation index ( $\mathrm{f}_{\mathrm{m}}$ ) variation.


Fig.20. Output voltage, current and capacitor voltages at RL load ( $100 \mathrm{ohm}+150 \mathrm{mH}$ ) with switching fequency $\left(\mathrm{f}_{\mathrm{s}}\right)$ variation.

## COMPARISON TABLE:

In terms of the number of switches used, the number of gate driver circuits needed, the number of diodes (apart from body diodes with switches), the number of capacitors, the output voltage gain of the topology, and the total standing voltage, the proposed seven level topology is compared with conventional topologies and other seven level topologies that are known to exist in the literature. Table 2 makes it evident that any topology needs more components than the one that is suggested. Additionally, there is no need for a power diode in the suggested design.

$$
T S V_{p u}=\frac{\Sigma V_{s_{w_{-} o f f}}}{V_{O_{-} \max }}
$$

Only topologies with a single voltage source can use the formula above. In this case, Vo_max is the maximum output voltage and Vsw_off is the blocking voltage of each switch. The suggested seven-level triple boost multilevel inverter has a TSVp.u of 6.67.

Table. 2 Comparison of proposed topology with other topologies.

| Topology | Xsw | $\mathbf{X G}_{\mathbf{G}}$ | X ${ }_{\text {d }}$ | Xcap | Gain | $\begin{aligned} & \text { TSV } \\ & \text { (p.u) } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CHB | 12 | 12 | 0 | 0 | 3 | 1.0 |
| FC | 12 | 12 | 0 | 7 | 3 | 1.0 |
| NPC | 12 | 12 | 10 | 6 | 3 | 1.0 |
| ANPC | 10 | 10 | 0 | 4 | 3 | 1.0 |
| [5] | 10 | 9 | 1 | 1 | 3 | 1.0 |
| [6] | 12 | 12 | 0 | 3 | 3 | N.A. |
| [7] | 9 | 9 | 2 | 0 | 1 | N.A. |
| [8] | 10 | 10 | 0 | 4 | 3 | N.A. |
| [9] | 12 | 12 | 2 | 3 | 3 | N.A. |
| [10] | 11 | 11 | 1 | 4 | 3 | N.A. |
| [11] | 12 | 11 | 0 | 2 | 3 | N.A. |
| Proposed | 9 | 9 | 0 | 2 | 3 | 6.67 |

( $\mathrm{X}_{\mathrm{sw}}$ - number of switches, $\mathrm{X}_{\mathrm{GD}}$ - number of gate drivers, $\mathrm{X}_{\mathrm{D}}$ - number of diodes, $\mathrm{X}_{\mathrm{CAP}}$ - number of capacitors, TSVTotal standing voltage expressed in per unit (p.u))

## FFT ANALYSIS:

FFT analysis of output voltage and output current is done for the proposed topology in MATLAB/Simulink(fig.2) for load $\mathrm{R}=100 \mathrm{ohm}$

Table.3. FFT analysis of topology for R-Load of 100 ohm .

| Parameters | Fundamental Component in <br> (Magnitude) | THD in (\%) |
| :--- | :---: | :---: |
| Output Voltage <br> $\left(\mathrm{V}_{\mathbf{o}}\right)$ | 293.3 | 18.43 |
| Output Current <br> $\left(\mathrm{I}_{\mathbf{0}}\right)$ | 2.93 | 18.43 |



FFT analysis of output voltage, output current with R(100ohm) and RL ( $50 \mathrm{ohm}+150 \mathrm{mH}$ ) loads by varying the amplitude modulation index $\left(\mathrm{m}_{\mathrm{a}}\right)$ is listed below in tables.

Table.4. FFT analysis of topology for R-Load of 100ohm.

| $\mathrm{m}_{\mathrm{a}}$ | Fundamental <br> Component of <br> voltage in <br> (Magnitude) | THD in <br> $(\%)$ |
| :---: | :---: | :---: |
| 1.0 | 293.3 | 18.43 |
| 0.9 | 264.5 | 22.69 |
| 0.8 | 235.7 | 24.52 |
| 0.7 | 207.1 | 25.35 |

Table.5. FFT analysis of topology for R-Load of $100 \mathrm{ohm}+150 \mathrm{mH}$.

## RATINGS OF THE COMPONENTS USED IN SIMULATION:

Table.6. Components used in simulation.

| Component | Quantity | Ratings/Values |
| :---: | :---: | :---: |
| DC Voltage Source | 1 | $50 \mathrm{~V}, 100 \mathrm{~V}$ |
| Capacitors | 2 | $\mathbf{2 2 0 0 m i c r o F}$ |
| R-Load | 1 | $50,100,1500 \mathrm{hm}$ |
| L-Load | 1 | $\mathbf{2 0 , 5 0 , 1 0 0 , 1 5 0 , 2 0 0 m H}$ |

## 2. CONCLUSION

A reduced switch count seven level inverter topology for standalone applications is proposed in this paper. This topology is an alternative solution for reduced switch counts multilevel inverters. This topology is constructed with nine switches, out of these five switches will operate as bi-directional and total nine will operate as unidirectional switches. Using switched-capacitor based technology, the output voltage is boosted up to three times. Proposed topology is validated with different loading conditions. Dynamic performance is verified with variations in amplitude modulations, frequency modulations, and switching frequencies. Output voltage is stable for different loading conditions and capacitor voltages are also balanced properly. Thus, the performance of proposed topology at different loading conditions and its dynamic performance also validated.

## REFERENCES

[1] Prabhat Ranjan Bana, Kaibalya Prasad Panda, R. T. Naayagi, Pierluigi Siano, Gayadhar Panda, "Recently Developed Reduced Switch Multilevel Inverter for Renewable Energy Integration and Drives Application: Topologies, Comprehensive Analysis and Comparative Evaluation," IEEE Access,Volume.7, May2019,pp.54888-54909, doi:10.1109/ACCESS.2019.2913447.
[2] Samir Kouro, Mariusz Malinowski, K. Gopakumar, Josep Pou, Leopoldo G. Franquelo, Bin Wu, Jose Rodriguez, "Recent Advances and Industrial Applications of Multilevel Converters," IEEE Transactions on Industrial Electronics, Vol.57, Issue: 8, August 2010, pp. 2553 - 2580, doi: 10.1109/TIE.2010.2049719.
[3] Hari Priya Vemuganti, Dharmavarapu Sreenivasarao, Siva Kumar Ganjikunta, Hiralal Murlidhar Suryawanshi, "A Survey on Reduced Switch Count Multilevel Inverters," IEEE Open Journal of the Industrial Electronics Society, Vol. 2, pp. 80 - 111, January.2021, doi: 10.1109/OJIES.2021.3050214.
[4] Amirreza Poorfakhraei, Mehdi Narimani, Ali Emadi, "A Review of Multilevel Inverter Topologies in Electric Vehicles: Current Status and Future Trends," IEEE Open Journal of Power Electronics,Volume.2,pp.155170,March.2021,doi: 10.1109/OJPEL.2021.3063550.
[5] Reza Barzegarkhoo, Mojtaba Forouzesh, Sze Sing Lee, Frede Blaabjerg, and Yam P. Siwakoti, "Switched-Capacitor Multilevel Inverters: A Comprehensive Review," IEEE Transactions on Power Electronics, Volume: 37, Issue: 9pp. 11209 - 11243, April. 2022, doi: 10.1109/TPEL.2022.3164508.
[6] Tala Hemmati Shahsavar, EbrahimBabaei, MehranSabahi, Arashkhoshkbar-Sadigh, "A new boost type single source sevenlevel switched-capacitor based inverter with reduced current stress over the components," Computers and Electrical Engineering,Volume101,July2022,108160, https://doi.org/10.1016/j.compeleceng.2022.108160.
[7] Fang Zheng Peng, "A generalized multilevel inverter topology with self-voltage balancing," IEEE Transactions on industry applications, Volume. 37, no. 2, March/April 2001, doi: 10.1109/28.913728.
[8] A. Madhukar Rao, V. Srinivas, B. Srividya, "Seven-Level Single Phase Inverter for Multistring Photovoltaic Applications," 2020 IEEE International Conference on Power Electronics, Smart Grid and Renewable Energy (PESGRE2020), April 2020, doi: 10.1109/PESGRE45664.2020.9070361.
[9] K. Suresh and E. Parimalasundar, "A Modified Multi Level Inverter with Inverted SPWM Control," IEEE Canadian journal of electrical and computer engineering, Volume. 45, issue.2,pp.99-104,April2022,doi: 10.1109/ICJECE.2022.3150367.
[10] Sumon Dhara and V. T. Somasekhar, "An integrated semidouble stage based multilevel inverter with voltage boosting scheme for photovoltaic systems," IEEE J. Emerg. Sel. Topics Power Electron, Volume:8, No.3, pp. 23262339, September. 2020, doi: 10.1109/JESTPE.2019.2955729.
[11] M. N. H. Khan, F. Mojtaba, Y. P. Siwakoti, and F. Blaabjerg, "Switched capacitor integrated (2n + 1)-level step-up single-phase inverter," IEEE Trans. Power Electron., vol. 35, no. 8,pp. 8248-8260, Aug. 2020, doi: 10.1109/TPEL.2019.2963344.
[12] Marif Daula Siddique, Saad Mekhilef, Noraisyah Mohamed Shah, Jagabar Sathik Mohamed Ali, Frede Blaabjerg, "A New Switched Capacitor 7L Inverter with Triple Voltage Gain and Low Voltage Stress," IEEE Transactions on Circuits and Systems II,Volume.67,pp.1294-1298,July.2020,doi: 10.1109/TCSII.2019.293248

## BIOGRAPHIES OF AUTHORS


R.Phanisivagopal is currently pursuing M.Tech in the Department of Electrical and Electronics Engineering with specialization in Power Electronics and Electrical Drives at DVR \& Dr. HS MIC college of Technology, Kanchikacherla, Andhra Pradesh. He received his B-Tech Degree in the Department of Electrical and Electronics Engineering from Princeton college of engineering and technology, Ghatkesar, Medchal, Telangana. His research interests include multi level inverter topologies, dcdc converters and grid integration of renewable energy systems. He can be contacted at email: phanisivagopal@gmail.com

P.Pradeep received his B.Tech in electrical and electronics engineering from Sri Sarathi Institute of Engineering and technology, Andhra Pradesh, India, in 2007. M.Tech in VLSI Design from Sathyabhama University , Chennai ,Tamilnadu, India, in 2010 and Ph.D from the department of electrical and electronics engineering, Jawaharlal Nehru Technological University- Hyderabad, Andhra Pradesh, India, in 2021.

Dr.P.Pradeep is currently Associate Professor in the department of electrical and electronics engineering at DVR \&Dr. HS MIC College of Technology. His research interests include FACTS controllers, power electronics applications to power systems, optimization techniques, power system operation \& control and Electric Vehicles. He can be contacted at email: pradeeppanthagani.86@gmail.com

T.Vamsee Kiran received his B.Tech in electrical and electronics engineering from Bapatla Engineering College, Andhra Pradesh, India, in 2000. M.E in Applied Electronics from PSG College of Technology, Bharathiar University,Tamilnadu, India, in 2002 and Ph.D from the department of electrical and electronics engineering, Jawaharlal Nehru Technological University- Hyderabad, Andhra Pradesh, India, in 2014.

Dr.T.Vamsee Kiran is currently Professor in the department of electrical and electronics engineering at DVR \&Dr. HS MIC College of Technology. His research interests include Power Electronic Converters, Electrical Drives, and Artificial Intelligent Techniques. He can be contacted at email: tvamseekiran@yahoo.com


[^0]:    ${ }^{1}$ PG Scholar, Department of Electrical and Electronics Engineering, DVR \& Dr HS MIC college of Technology, Kanchikacherla, NTR (DIST),
    Andhra Pradesh.
    ${ }^{2}$ Associate Professor, Department of Electrical and Electronics Engineering, DVR \& Dr HS MIC college of Technology, Kanchikacherla, NTR (DIST),
    Andhra Pradesh
    ${ }^{3}$ Professor, Department of Electrical and Electronics Engineering, DVR \& Dr HS MIC college of Technology, Kanchikacherla, NTR (DIST),
    Andhra Pradesh.
    Copyright © JES 2024 on-line : journal.esrgroups.org

