

Reconfigurable ANPC converter PWM strategy for an improved junction temperature distribution

Hanen Messaoudi

Université de Tunis El Manar,
Ecole Nationale d'Ingénieurs
de Tunis
LR11ES15 Laboratoire des
Systèmes Electriques
1002, Tunis, Tunisie

hanen.messaoudi6@gmail.com

Afef Bennani Ben Abdelghani

Université de Carthage, Institut
National des Sciences Appliquées et de
Technologie, 1080 Tunis Cedex, Tunisie.
Université de Tunis El Manar, Ecole Nationale
d'Ingénieurs de Tunis
LR11ES15 Laboratoire des Systèmes
Electriques
1002, Tunis, Tunisie

afef.benabdelghani@insat.rnu.tn

Najiba Mrabet Bellaaj

Université de Tunis El Manar,
Institut Supérieur
d'Informatique, 1002, Tunis, Tunisie
Université de Tunis El Manar, Ecole
Nationale d'Ingénieurs de Tunis
LR11ES15 Laboratoire des Systèmes
Electriques
1002, Tunis, Tunisie

najiba.bellaaj@isi.rnu.tn

Mohamed Orabi

Aswan Power Electronics
Application Research
Center (APEARC),
Faculty of
Engineering, Aswan
University,
Aswan 81542, Egypt

orabi@ieee.org

Abstract— The three level Active Neutral Point Clamped (3L-ANPC) topology has been proposed to overcome the three level Neutral Point Clamped (3L-NPC) topology's main structural drawback of unequal loss distribution and the resulting asymmetrical junction temperature distribution among its power switches. According to several research works, this unbalanced distribution of losses and heat inside the converter can be reduced by using the appropriate control technique. Taking benefit of the conventional PWM strategies advantages, this paper proposes a reconfigurable carrier-based PWM control strategy for the 3L-ANPC converter. The proposed modulation technique aims to improve the thermal stress unbalance inside the converter and to reduce the converter total losses compared to existing ones. The effectiveness of the proposed algorithm is proved by PSIM simulation tests with a 60 kW 3L-ANPC converter.

Index Terms-- NPC topology, ANPC topology, PWM strategy, power loss, junction temperature.

1. INTRODUCTION

During last decades, multilevel converters provided compelling solutions to operate at high power rates thanks to original semiconductor switch and passive component connection ways [1], [2], [3]. Compared to conventional two level converters, the multilevel structures present the advantages of lower harmonic distortion, lower device voltage rating and higher efficiency [4], [5]. Numerous multilevel topologies have been proposed, and abundant modulation techniques and control have been developed in recent literature [6], [7], [8]... Some of these topologies have been introduced in industrial applications thanks to their inherent advantages, such as, the Cascaded H-Bridge (CHB) which was used in many possible instances for the broadcasting amplifier, industrial drive, and STATCOM applications... [9], [10], [11], the Flying Capacitor (FC) topology which is attractive for some applications such as high speed drives and test benches [11], [12], and the Modular Multilevel Converter (MMC) which is suitable

for the applications in High Voltage Direct Current (HVDC) and STATCOM [13].

Among these multilevel topologies, the 3L-NPC is the most popular and most used in the field of high power medium/high voltage industrial applications [14], [15]. However, this topology presents some issues that attracted much research and development attention. For instance, the DC link capacitor voltage unbalance, that can be easily solved by using a dedicated Space Vector Pulse Width Modulation (SVPWM) as reported in [15]. Also, Adding clamp diode in series can efficiently reduce the unequal voltages they support when p is greater than 3, where p is the converter voltage level.

The 3L-NPC major drawback is the uneven distribution of power loss among its different power switches, which naturally leads to an unequal junction temperature distribution. This drawback limits the switching frequency and the maximum achievable power and reduces sensitively the converter dynamic performances, lifetime, and reliability [2], [15]. In 2001, the 3L-ANPC topology, a developed version of the 3L-NPC one, was introduced to overcome the issue of power loss and junction temperature unbalances inside the converter [15]. The main circuits of the 3L-NPC and 3L-ANPC converters are depicted in Fig. 1. The ANPC topology is a derivative of the NPC one where the clamp diodes of this later are substituted by bidirectional switches. Hence, the 3L-ANPC topology presents additional degrees of freedom, i.e. additional zero states and commutations can be achieved. These additional active switches allow a particular utilisation of both the upper and lower path of the neutral point regardless the output current direction. Based on the fact that the commutation from or to the zero states can determine the switching losses distribution, and the selection of the conduction paths can determine the distribution of the conduction losses during the zero states, numerous carrier-

based PWM strategies have been proposed for the 3L-ANPC converter [7], [8], [16]. A comparison study between four well-known carrier-based PWM strategies for the 3L-ANPC converter regarding the junction temperature distribution inside the converter has been reported in [7] and is summarised in this paper.

This paper proposes a reconfigurable carrier-based PWM strategy for the 3L-ANPC converter. Compared to the other existing strategies, the proposed control algorithm guarantees an even loss and junction temperature balancing, and it permits to reduce the converter total losses.

To start with, a brief introduction of the structure and the operating principle: switching states and commutation types, of the 3L-ANPC converter is presented, along with an analysis of its thermal behaviour in section 2. Moreover, a comparison between the most popular existing control strategies regarding the heat distribution among the converter switches is summarised in section 3. Finally, in section 4, the authors introduce the proposed control strategy of the 3L-ANPC converter. Simulation tests are also presented in this section to prove the effectiveness of the proposed strategy over the existing ones.

2. 3L-ANPC CONVERTER: TOPOLOGY, OPERATING PRINCIPLE, AND THERMAL BEHAVIOUR

Fig 1 illustrates the schematic of a single leg of a 3L-NPC and a 3L-ANPC converter.




Fig. 1. One leg of a 3L-NPC converter (a) and a 3L-ANPC converter (b)

A. 3L-ANPC converter: topology and operating principle

The 3L-ANPC converter is derived from the NPC topology as shown if Fig 1. It consists of replacing the NPC clamp diodes by active switches providing more degrees of freedom and controllability. A single leg of the converter is made of 6 bidirectional switches, and each switch is composed of an IGBT (T_i) and its antiparallel diode (D_i), where $i=1..6$. The switches are grouped in three commutation cells:

- cell1: (T_1/D_1) and (T_5/D_5)
- Cell2: (T_2/D_2) and (T_3/D_3)
- Cell3: (T_4/D_4) and (T_6/D_6)

Compared to the classical 3L-NPC structure, the 3L-ANPC converter features two extra configurations to clamp the neutral point. TABLE I shows the on state

devices and the resulting output voltage during each switch state.

The resulting zero state configurations are designed: " z_1^u " and " z_2^u " if the neutral tap is clamped through the upper path of converter and " z_1^l " and " z_2^l " if the zero state is obtained through the lower path. The states "+" and "-" correspond to a direct connection of the converter output to the DC voltage supply.

TABLE I.
3L-ANPC CONVERTER SWITCHING STATES

| CVS state | ON state device | Output voltage |
|-------------|-----------------|---------------------|
| " + " | T1, T2, T6 | $+\frac{V_{dc}}{2}$ |
| " z_1^u " | T2, T4, T5 | 0 |
| " z_2^u " | T2, T5 | 0 |
| " z_1^l " | T3, T6 | 0 |
| " z_2^l " | T1, T3, T6 | 0 |
| " - " | T3, T4, T5 | $-\frac{V_{dc}}{2}$ |

TABLE II illustrates the most stressed converter devices during every commutation type.

TABLE II.
COMMUTATION TYPES AND MOST STRESSED DEVICES

| Commutations | Phase current | Most stressed devices |
|-------------------|---------------|-----------------------|
| "+" ↔ " z_2^u " | Positive | T1, D5 |
| "+" ↔ " z_1^l " | | T2, D3 |
| "+" ↔ " z_2^l " | | T1, D3 |
| " z_1^u " ↔ "-" | | T2, D3 |
| " z_2^u " ↔ "-" | | T2, D4 |
| " z_1^l " ↔ "-" | | D4, T6 |
| " z_2^l " ↔ "-" | D4, T6 | |
| "+" ↔ " z_2^u " | Negative | D1, T5 |
| "+" ↔ " z_1^l " | | D2, T3 |
| "+" ↔ " z_2^l " | | D1, T3 |
| " z_1^u " ↔ "-" | | D2, T3 |
| " z_2^u " ↔ "-" | | D2, T4 |
| " z_1^l " ↔ "-" | | T4, D6 |
| " z_2^l " ↔ "-" | | T4, D6 |

The commutations from or to the zero states determine the switching losses distribution. According to TABLE II, all commutations occur between one active switch and one diode. Thereby even if more than two devices turn on or off, only one active switch and one diode experience significant switching losses. Moreover, the conduction losses distribution can be controlled by the selection of the upper or the lower path during the zero states, but they cannot be influenced in the positive "+" or the negative "-" state. As a result, the four zero states are the key influence factors of loss and junction temperature distribution inside the converter used in the PWM control strategies.

B. 3L-ANPC converter thermal behaviour

In power electronics application, the operating junction temperature T_j of a power device is a critical aspect which can be considered to increase the converter's efficiency and to reduce the costs. Indeed, the increase in the

operating junction temperature can permit to reduce the heat sink dimension or to increase the load current [17]. Thereby, a precise electro-thermal simulation technique is required to accurately estimate the junction temperatures and obviously the thermal behaviour inside the converter.

The instantaneous junction temperature in the junction j is calculated by (1). It depends on the device's power loss P_{tot} , the junction to case thermal impedance Z_{thj-c} , and the ambient temperature T_a .

$$T_j(t) = P_{tot}(t) \times Z_{thj-c}(t) + T_a(t) \quad (1)$$

Where:

$$Z_{thj-c}(t) = \sum_{i=1}^4 R_{thi} \left(1 + e^{-\frac{t}{\tau_i}}\right) \quad (2)$$

Where R_{th} is the thermal resistance and $\tau = R_{th} \times C_{th}$ is the time constant, these parameters are provided in the manufacturer's datasheet.

The electro-thermal simulation technique used in this paper is the same one used in [7], as well as the method of the estimation of the power loss of each converter device. The calculated power losses are after that injected into an RC-based thermal model allowing the estimation of the junction temperature of every device. The thermal model elaboration and the T_j estimation technique are detailed in [7]. The estimated junction temperatures will serve later to describe the thermal behaviour of the 3L-ANPC converter depending on the employed control strategy.

3. 3L-ANPC PWM CONTROL STRATEGIES FOR JUNCTION TEMPERATURE BALANCING

Several PWM strategies have been proposed to control the 3L-ANPC converter. They are classified into two basic categories: the carrier-based strategy and the space vector modulation strategy [18]. This work concentrates on the carrier-based modulation technique.

In this section, the most known existing PWM strategies and their resulting thermal distribution are summarised.

A. Conventional PWM control strategies

Two well known PWM strategies called PWM₁ and PWM₂ were proposed for the 3L-ANPC converter control [7], [8], [14] ... These two strategies are based on the Phase Disposition PWM (PD-PWM) technique, i.e. they compare a sinusoidal reference voltage with two triangular carriers having the same frequency and same amplitude but vertically shifted.

In the case of the PWM₁, cell1 and cell3 are switching at high frequency; however cell2 switches at low frequency. The resulting switch states of this strategy are depicted in TABLE III. Fig 2 illustrates the junction temperature distribution by the PWM₁ among the IGBTs (T_j^{Ti}) and the diodes (T_j^{Di}), where $i = 1..6$, which are unequally distributed and the gap between the highest and the lowest temperature is about 24° C.

TABLE III.
SWITCHING STATES OF THE PWM₁

| Output voltage | Switching states | On state devices |
|---------------------|--------------------------------|------------------|
| $-\frac{V_{dc}}{2}$ | " - " | T3, T4 |
| 0 | "z ₂ " | T1, T6 |
| | "z ₂ ^u " | T2, T5 |
| $+\frac{V_{dc}}{2}$ | " + " | T1, T2 |




Fig. 2. Junction temperature distribution inside a 3L-ANPC converter by the PWM₁ (Vdc = 600V, fs = 10kHz, RL load: R=1Ω, L=1mH, IGBT module: SKM50GB12T4)

In contrast to the PWM₁, for the PWM₂ cell2 switches at high frequency while the two others; cell1 and cell3 are switching at low frequency. The switching states and the involved devices are shown in TABLE IV.

TABLE IV.
SWITCHING STATES OF THE PWM₂

| Output voltage | Switching states | On state devices |
|---------------------|--------------------------------|------------------|
| $-\frac{V_{dc}}{2}$ | " - " | T3, T4, T5 |
| 0 | "z ₁ " | T1, T3, T6 |
| | "z ₁ ^u " | T2, T4, T5 |
| $+\frac{V_{dc}}{2}$ | " + " | T1, T2, T6 |

As it can be observed in TABLE IV, the commutations taking place are "+" ↔ "z₁" and "z₁^u" ↔ "-". Thus the most stressed devices are inner ones: T2, T3, D2, and D3.

Fig 3 shows the junction temperature distribution by the PWM₂, which is also unequally distributed and the gap between the hottest and the coldest device is about 25 °C.




Fig. 3. Junction temperature distribution inside a 3L-ANPC converter by the PWM₂ (Vdc = 600V, fs = 10kHz, RL load: R=1Ω, L=1mH, IGBT module: SKM50GB12T4)

According to the previous results depicted in Fig 2 and Fig 3, it's clearly observed that the PWM₁ and the PWM₂ do not take advantage of the additional degree of freedom of the ANPC topology. Thus the use of these strategies doesn't improve the thermal balancing among the 3L-

ANPC converter's devices, and the converter does not overcome the main drawback of the NPC topology.

B. Double frequency PWM strategy

This strategy named PWM₃ was proposed by Floricaux in 2008 [14]. It's based on the Phase Opposition Disposition PWM (POD-PWM) technique. In fact, it compares a sinusoidal reference voltage with two triangular carriers with the same frequency and the same amplitude, but phase shifted on the horizontal axis with a half of the switching period. In comparison with the two previous strategies, this PWM strategy allows four different zero states in addition to the positive and negative switch states. The switching sequences are depicted in TABLE V.

TABLE V.
SWITCHING STATES OF THE PWM₃

| Output voltage | Switching states | On state devices |
|---------------------|--------------------------------|------------------|
| $-\frac{V_{dc}}{2}$ | " - " | T3, T4, T5 |
| | "z ₁ ^l " | T3, T6 |
| | "z ₂ ^l " | T2, T4, T5 |
| 0 | "z ₁ ^u " | T2, T5 |
| | "z ₂ ^u " | T1, T3, T6 |
| $+\frac{V_{dc}}{2}$ | " + " | T1, T2, T6 |

Additional commutation types from or to a zero state are possible in the case of the PWM₃ allowing better junction temperature distribution among the converter's power switches compared to PWM₁ and PWM₂. Fig 4 illustrates the junction temperature distribution by the PWM₃.




Fig. 4. Junction temperature distribution inside a 3L-ANPC converter by the PWM₃ (Vdc = 600V, fs = 10kHz, RL load: R=1Ω, L=1mH, IGBT module: SKM50GB12T4)

The PWM₃ allows a better temperature distribution than either the PWM₁ or PWM₂ and the gap between the higher and the lower temperature is reduced to about 14°C. However, as shown in Fig 4, the two inverse diodes D1 and D4 still have lower junction temperatures than the other power devices.

C. PWM₄ strategy

The PWM₄ was proposed in 2013 by Zhang [8]. It allows four zero states: "z₁^l", "z₂^l", "z₁^u" and "z₂^u", and the states " - " and " + ". TABLE VI resumes the switching states of this strategy, and Fig 5 shows how the junction temperatures of the converter's devices are distributed.

TABLE VI.
SWITCHING STATES OF THE PWM₄

| Output voltage | Switching states | On state devices |
|---------------------|--------------------------------|------------------|
| $-\frac{V_{dc}}{2}$ | " - " | T3, T4, T5 |
| | "z ₁ ^l " | T1, T3, T6 |
| | "z ₂ ^l " | T3, T6 |
| 0 | "z ₁ ^u " | T2, T4, T5 |
| | "z ₂ ^u " | T2, T5 |
| $+\frac{V_{dc}}{2}$ | " + " | T1, T2, T6 |




Fig. 5. Junction temperature distribution inside a 3L-ANPC converter by the PWM₄ (Vdc = 600V, fs = 10kHz, RL load: R=1Ω, L=1mH, IGBT module: SKM50GB12T4)

The gap between the coldest and the hottest device in the case of the PWM₄ is about 14°C. This strategy guarantees hence a better temperature distribution than the conventional strategies, but it doesn't provide much better result than the PWM₃.

In this paper, a reconfigurable carrier-based PWM strategy is proposed to improve the thermal balancing among the considered converter's power devices.

4. PROPOSED PWM STRATEGY RECONFIGURATION

The proposed PWM strategy is a combination of the two conventional strategies: the PWM₁ and the PWM₂. The algorithm takes benefit from these two strategies advantages to balance the thermal distribution inside the 3L-ANPC converter. The flowchart of Fig 6 describes the digital control system of the proposed algorithm.

The proposed control technique is based on an active thermal balancing algorithm. In contrast to the control techniques previously mentioned, the proposed one generates the gate signals in function of the junction temperature distribution in order to release the overheated device. This algorithm consists of two main functional units: The on-line estimation of the power losses and the junction temperatures of all the converter devices (IGBTs and diodes) and the generation of the gate signals to the converter power switches. In this second unit, the gate signals are generated either by the PWM₁ or by the PWM₂ in function of the estimated junction temperature distribution.




Fig. 6. Flowchart of the proposed PWM strategy

In a previous work, the two strategies PWM₁ and PWM₂ have been combined [19]. This combination consists of applying the switching sequences of the PWM₁ during 50% of the sinusoidal reference voltage period and during the rest 50% of the period the switching sequences of the PWM₂ are applied. The period of the application of the PWM₁ or the PWM₂ is arbitrary in this case, and the converter power losses and junction temperatures distribution are not considered. However, in the case of our proposed algorithm, the application of the switching sequences of the PWM₁ or PWM₂ depends on the junction temperature of the power devices. The principle of the proposed algorithm is explained below.

In the first functional unit, the power losses are firstly estimated. Then an RC Foster circuit-based thermal model of the 3L-ANPC is elaborated to estimate the junction temperatures of the six active switches T_j(T_i) and their inverse diodes T_j(D_i), where (i = 1..6). The thermal model's inputs are the total losses P_{tot} calculated by (3) of each power switch and the ambient temperature (T_a = 25°C).

$$P_{tot} = P_{sw} + P_{cond} \quad (3)$$

Where, P_{sw} and P_{cond} are respectively the switching losses and the conduction losses.

After that, in the second functional unit, and according to the junction temperature distribution inside the converter, the selection between the two strategies: PWM₁ or PWM₂ which will generate the converter switch control signals will be made. The proposed algorithm guarantees that the device with the highest junction temperature will be released and will not experience more switching losses.

As shown in Fig 2, the outer devices T1, T4, T5 and T6 are the most stressed devices in the case of the PWM₁ depending on the operating point. In the other case of the PWM₂, and as shown in Fig 3, T2, T3, D5 and D6 are the most stressed devices. Thus, the principle of the proposed algorithm is based on these two conclusions. In fact, it compares T_j(T1), T_j(T4), T_j(T5) and T_j(T6) to a threshold fixed to a 10% of the highest temperature. This threshold

is chosen carefully since almost 60% of power electronics failures, are temperature induced [20], and this failure rate nearly doubles for every 10°C rise in operating temperature. Specifically, if one of these temperatures exceeds the threshold, the algorithm allows the PWM₂ to generate the gate signals to the converter. In the opposite case, if T_j(T2), T_j(T3), T_j(D5) or T_j(D6) exceeds the threshold, the algorithm switches to PWM₁ which will generate the control signals to the converter.

Fig 7 shows the waveforms of the converter output current and voltage in the case of the proposed PWM strategy.




Fig. 7. Output current and voltage waveforms of 3L-ANPC converter with the proposed PWM, (Vdc = 600V, f_s = 10kHz, RL load: R=1Ω, L=1mH, IGBT module: SKM50GB12T4)

The junction temperatures redistribution using the proposed PWM strategy, are shown in Fig 8.




Fig. 8. Junction temperature distribution with the proposed PWM strategy (Vdc = 600V, f_s = 10kHz, RL load: R=1Ω, L=1mH, IGBT module: SKM50GB12T4)

According to Fig 8, the improved junction temperature balancing inside the 3L-ANPC converter can be clearly observed. In fact, the proposed control strategy can reduce the gap between the hottest and the coldest device less than 10 °C, which allows a better heat distribution among the converter's devices.

5. CONCLUSION

The power losses and thermal distribution among power converter devices are one of the critical issues to be considered in order to improve the performances, the service lifetime, the reliability and the cost of any conversion structure. This paper focuses on the junction temperature distribution in the 3L-ANPC topology according to the control strategies employed.

A reconfigurable PWM control strategy for a 3L-ANPC converter is proposed in this paper. This novel algorithm takes benefits from the conventional PWM strategies

named PWM₁ and PWM₂. The PWM₁ permits to release the inner switches of the converter while the PWM₂ releases the outer converter switches. According to the junction temperature distribution inside the converter, the proposed algorithm decides which PWM strategy will generate the gate signals to the power switches.

This method guarantees that the most stressed devices will not experience significant switching losses. Hence, the asymmetric loss and heat distribution will be evenly balanced, and the NPC major drawback is overcome. The effectiveness of this proposed algorithm is proved by PSIM simulation results.

REFERENCES

- [1] L. Spataru, D. Florica, and F. Ionescu, "Junction temperature distribution for three-level static power converters," in *2011 7th International Symposium on Advanced Topics in Electrical Engineering (ATEE)*, 2011, pp. 1–6.
- [2] T. Bruckner, S. Bernet, and H. Guldner, "The active NPC converter and its loss-balancing control," *IEEE Trans. Ind. Electron.*, vol. 52, no. 3, pp. 855–868, Jun. 2005.
- [3] B. P. McGrath and D. G. Holmes, "Multicarrier PWM strategies for multilevel inverters," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 858–867, Aug. 2002.
- [4] S. Busquets-Monge and A. Ruderman, "Carrier-based PWM strategies for the comprehensive capacitor voltage balance of multilevel multileg diode-clamped converters," in *2010 IEEE International Symposium on Industrial Electronics*, 2010, pp. 688–693.
- [5] H. Abu-Rub, J. Holtz, J. Rodriguez, and G. Baoming, "Medium-Voltage Multilevel Converters #x2014;State of the Art, Challenges, and Requirements in Industrial Applications," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2581–2596, Aug. 2010.
- [6] L. Ma, X. Jin, T. Kerekes, M. Liserre, R. Teodorescu, and P. Rodriguez, "The PWM strategies of grid-connected distributed generation active NPC inverters," in *2009 IEEE Energy Conversion Congress and Exposition*, 2009, pp. 920–927.
- [7] H. Messaoudi, A. B. B. Abdelghani, N. M. Bellaaj, and M. Orabi, "Thermal performance-based comparative study of PWM strategies for three-level ANPC converter," in *2016 7th International Renewable Energy Congress (IREC)*, 2016, pp. 1–6.
- [8] B. Zhang, Q. Ge, L. Tan, X. Wang, Q. Chang, and J. Liu, "A new PWM strategy for three-level Active NPC converter," in *2013 International Conference on Electrical Machines and Systems (ICEMS)*, 2013, pp. 1792–1795.
- [9] K. N. V. Prasad, G. R. Kumar, T. V. Kiran, and G. S. Narayana, "Comparison of different topologies of cascaded H-Bridge multilevel inverter," in *2013 International Conference on Computer Communication and Informatics (ICCCI)*, 2013, pp. 1–6.
- [10] N. A. Azli and Y. C. Choong, "Analysis on the Performance of a Three-phase Cascaded H-Bridge Multilevel Inverter," in *2006 IEEE International Power and Energy Conference*, 2006, pp. 405–410.
- [11] J. Rodriguez, J.-S. Lai, and F. Z. Peng, "Multilevel inverters: a survey of topologies, controls, and applications," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 724–738, Aug. 2002.
- [12] M. F. Escalante, J. C. Vannier, and A. Arzande, "Flying capacitor multilevel inverters and DTC motor drive applications," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 809–815, Aug. 2002.
- [13] C. Gao, J. Jiang, X. Yang, L. Xie, and K. Cao, "A novel topology and control strategy of modular multilevel converter (MMC)," in *2011 International Conference on Electrical and Control Engineering (ICECE)*, 2011, pp. 967–971.
- [14] D. Florica, E. Florica, and M. Dumitrescu, "Natural doubling of the apparent switching frequency using three-level ANPC converter," in *2008 International School on Nonsinusoidal Currents and Compensation*, 2008, pp. 1–6.
- [15] D. Florica, C. L. Popescu, M. O. Popescu, E. Florica, and L. Spataru, "A comparison of efficiency for three-level NPC and Active NPC voltage source converters," in *2009 Compatibility and Power Electronics*, 2009, pp. 331–336.
- [16] T. M. Phan, N. Oikonomou, G. J. Riedel, and M. Pacas, "PWM for active thermal protection in three level neutral point clamped inverters," in *2014 IEEE Energy Conversion Congress and Exposition (ECCE)*, 2014, pp. 3710–3716.
- [17] R. Wu, F. Iannuzzo, H. Wang, and F. Blaabjerg, "Electro-thermal modeling of high power IGBT module short-circuits with experimental validation," in *2015 Annual Reliability and Maintainability Symposium (RAMS)*, 2015, pp. 1–7.
- [18] T. Bruckner and D. G. Holmes, "Optimal Pulse-Width Modulation for Three-Level Inverters," *IEEE Trans. Power Electron.*, vol. 20, no. 1, pp. 82–89, Jan. 2005.
- [19] D. Catalin, P. Cam, C. Claudia Georgiana, and G. Marco, "Loss Balancing in a Three Level Active Neutral Point Clamped Converter," documentation of the project entitled "Loss Balancing in a Three Level Active Neutral Point Clamped Converter," May 2010.
- [20] M. Chen, A. Hu, and X. Yang, "Predicting IGBT Junction Temperature with Thermal Network Component Model," in *Power and Energy Engineering Conference (APPEEC), 2011 Asia-Pacific*, 2011, pp. 1–4.